semiconductor risk exercise