memory chip delivery optimization